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Quantum circuits which perform integer arithmetic could potentially outperform their
classical counterparts. In this paper, a quantum circuit is considered which performs
a specific computational pattern on classically represented integers to accelerate the
computation. Such a hybrid circuit could be embedded in a conventional computer
architecture as a quantum device or accelerator. In particular, a quantum multiply-
add circuit (QMAC) using a Quantum Fourier Transform (QFT) is proposed which can
perform the calculation on conventional integers faster than its conventional counterpart.
Whereas classically applying a multiply-adder (MAC) n times to k bit integers would
require O(n log k) parallel steps, the hybrid QMAC needs only O(n + k) steps for the
exact result and O(n+ log k) steps for an approximate result.
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1 Introduction
Quantum computing has the potential to dramatically change the nature of computing, but
has mostly been a theoretical subject partly due to the difficulties in building physical quan-
tum circuits. However, recent progress has enabled the first, albeit small, quantum devices to
be constructed, see for example [1] utilising photonics. These devices are not complete quan-
tum computers, but consist of simple quantum circuits capable of processing information to
solve specific problems. Critically, these devices can be fabricated in silicon which could lead
to their integration with conventional microelectronics. How would such a hybrid of conven-
tional and quantum microprocessor be used? Co-processor architectures have been developed
in the past but perhaps the most promising context would be to consider the quantum device
as an accelerator.
There are several examples of modern heterogeneous computer architectures. For exam-
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2 Integer arithmetic with hybrid quantum-classical circuits
ple, Graphical Processing Units (GPUs) have been used extensively in the field of scientific
numerical computing to accelerate specific aspects of these calculations, where some suitably
defined compute kernel is offloaded from the CPU and executed faster on the GPU. Another
analogy can be drawn with field programmable gate arrays (FPGAs) where particular com-
putational patterns in software can be instantiated in hardware using the reprogrammable
logic of these devices, see for example [2, 3]. Rather than accelerating an entire kernel as
would be required for a GPU, a quantum device could be employed to accelerate a specific
computational pattern. Moreover, as this device would function as an accelerator, a complete
quantum computer would not be required. Furthermore, the effects of quantum decoherence
which destroys quantum information can be mitigated because such quantum circuits need
only to be in an entangled state for brief period.
The addition and multiplication of small integers are the simplest computational patterns.
Here, the manipulation of n classically represented integers of size k bits by a quantum
circuit is considered. A key consideration is the number of parallel steps it takes to execute a
quantum circuit, i.e. the depth of the quantum circuit implementing the computation. The
first quantum addition circuit was proposed by Vedral et. al. in 1995 [4]. It is a quantum
version of the classical ripple carry addera. The quantum ripple carry adder has been further
studied in the circuit model of quantum computing [6, 7, 8, 9] and in the Measurement Based
Quantum Computing Model (MBQC) [10]. The quantum circuits implementing the classical
carry-lookahead adderahave been investigated in [11, 8, 12] and the MBQC design in [13].
Most of the quantum adders constructed are thus quantum versions of classical ripple carry
or carry-lookahead adders. A notable exception is the addition circuit proposed by Draper in
[14], which utilises the quantum Fourier transform (QFT) operation. Whilst this particular
circuit performs no better than a classical carry-lookahead circuit, employing circuit features
which are specific to quantum circuits rather than quantum analogues of classical circuits
may allow performance gains to be achieved.
Quantum arithmetic circuits for integer multiplication have been proposed in [15, 16], but
this is the first work studying the multiply-add operation in the quantum setting. Although
quantum arithmetic logic units (ALUs) have been proposed in several papers [17, 18, 19, 20],
none of them analyse if the addition and multiplication could be merged into a single, more
efficient multiply-add operation.
In this work, the QFT, highly entangled quantum states obtained through ”fanning-
out” [21] of the QFT states, and the classical properties of a hybrid circuit are combined
together to produce a QFT multiply-add circuit (QMAC) for classical integers which outper-
forms a conventional multiply-add unit.
The rest of the paper is organised as follows: In Section 2 the QMAC is described. In
Section 3 the depth of the circuit is analysed and compared to a conventional multiply-add
circuit. Finally, in Section 4 the results are presented.
2 The QFT Multiply-Add Circuit
Consider a unitary operator, M , which when combined with the QFT can be used to compute
the action of a classical integer MAC: z + y · x, where z, y, x ∈ Z. This operator is then
decomposed into single qubit gates. The decomposition shown is particularly useful, since it
a see for example [5] for a textbook on circuit design
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allows for the construction of a parallel hybrid circuit which is presented at the end of this
section. For the sake of notational simplicity, only unsigned integers are considered but the
presented circuits can work with signed integers if the two’s complement representation is
used.
Let zk · · · z2z1 be the binary representation of a k bit integer z such that z = zk2k−1 +
· · ·+ z221 + z120 and 0.zk · · · z2z1 the binary fraction zk/21 + · · ·+ z2/2k−1 + z1/2k. Then the
QFT of a k qubit computational basis state |z〉 can be written as [22]:
QFT |z〉 = 1√
2
(|0〉+ e2pii0.z1 |1〉)
⊗ 1√
2
(|0〉+ e2pii0.z2z1 |1〉)
⊗ · · ·
⊗ 1√
2
(|0〉+ e2pii0.zk···z2z1 |1〉). (1)
Let Mj(y, x) be a single qubit unitary operator defined as follows:
Mj(y, x)|0〉 → |0〉 (2)
Mj(y, x)|1〉 → e2ipi0.yj ···y1·x|1〉, (3)
where x, y ∈ Z are k bit integers. The effect of applying Mj(y, x) to a state which has the
first j bits of a k-bit integer z encoded in its relative phase is
Mj(y, x)
1√
2
(|0〉+ e2pii0.zj ···z2z1 |1〉) = 1√
2
(|0〉+ e2pii(0.zj ···z2z1+0.yj ···y2y1·x)|1〉) (4)
The above equation shows that the action of Mj(y, x) is similar to applying a MAC operator
to the binary fraction encoded in the relative phase, i.e. it multiplies the binary fraction
0.yj · · · y2y1 with x and adds it to 0.zj · · · z2z1. The k qubit quantum operator M correspond-
ing to a MAC is defined as
M(y, x) = M1(y, x)⊗M2(y, x)⊗ · · · ⊗Mk(y, x). (5)
The application of M(y, x) to QFT |z〉 will result in the state
M(y, x)QFT |z〉 = 1√
2
(|0〉+ e2pii(0.z1+0.y1·x)|1〉)
⊗ 1√
2
(|0〉+ e2pii(0.z1z2+0.y2y1·x)|1〉)
⊗ · · ·
⊗ 1√
2
(|0〉+ e2pii(0.zk···z2z1+0.yk···y2y1·x)|1〉) = QFT |z + y · x〉. (6)
Applying the QFT † operator and measuring the result in the computational basis gives the
output z + y · x, which would also be the effect of a classical MAC applied to x, y, z. Note
that since e2pii(m+0.zl···z2z1) = e2pii0.zl···z2z1 for every m ∈ Z, z ∈ {0, 1}k, and l ∈ {1, 2, · · · , k}
the output is computed modulo k.
4 Integer arithmetic with hybrid quantum-classical circuits
Any realistic quantum device would have to be built using quantum gates acting on a
limited number of qubits, thus the M(y, x) operator needs to be decomposed into one- and
two-qubit quantum gates. To obtain a performance that surpasses classical MACs the M(y, x)
operation will be constructed in a way that allows every gate in its circuit to be applied in
one simultaneous step. The following gates are used in the circuit construction:
Rj =
[
1 0
0 e
2ipi
2j
]
, CNOT =

1 0 0 0
0 1 0 0
0 0 0 1
0 0 1 0
 , (7)
where Rj is a phase shift gate and CNOT is the controlled NOT gate. Note that the operator
Rj has the following properties:
∀j ∈ Z < 1 Rj = I (8)
R2
m
j =
[
1 0
0 e
2ipi2m
2j
]
=
[
1 0
0 e
2ipi
2j−m
]
= Rj−m. (9)
The j-qubit fan-out operator Fj which maps |a〉|b1〉 · · · |bj−1〉 → |a〉|b1 ⊕ a〉 · · · |bj−1 ⊕ a〉,
where bi⊕ a = (bi⊕ a) mod 2 is also required. It is trivial to see that F † = F . The operator
Qj(y) = Rj·y1 · · ·R2·yj−1R1·yj is used as a sub-circuit in the M(y, x) construction. The effect
of Qj(y) on the one qubit computational basis is:
|0〉 → |0〉 (10)
|1〉 → e2pii·0.yj ···y2y1 |1〉. (11)
Note that since ym, where m ∈ {1, 2, · · · , j}, is a binary value and R0 = R0l = I for every
l ∈ Z, the operator Qj(y) can be written as follows:
Qj(y) = R
y1
j · · ·Ryj−12 Ryj1 . (12)
Furthermore, from the equalities 8 and 9 it follows that:
Qj(y)
2m = Ry1·2
m
j · · ·Ryj−1·2
m
2 R
yj ·2m
1
= Ry1j−m · · ·Ryj−12−mRyj1−m
= Qj−m(y). (13)
The above equation implies that Qj−m = I if j −m < 1, therefore the Mj(y, x) operator can
be written as:
Mj(y, x)|1〉 = e2pii·0.yj ···y1·x|1〉
= e2pii·0.yj ···y1·(x1·2
0+x2·21+···+xk·2k−1)|1〉
= Qj(y)
xk·2k−1 · · ·Qj(y)x2·21Qj(y)x1·20 |1〉
= Qj−k+1(y)xk · · ·Qj−1(y)x2Qj(y)x1 |1〉
= Q1(y)
xj · · ·Qj−1(y)x2Qj(y)x1 |1〉 (14)
Mj(y, x)|0〉 = Q1(y)xj · · ·Qj−1(y)x2Qj(y)x1 |0〉 = |0〉. (15)
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The decomposition of Mj(y, x) into Qj(y) (Eq. 14 and 15) operators and Qj(y) into Rj
operators (Eq. 12) will be used to construct a parallel quantum circuit for M(y, x). Note
that the descriptions of M(y, x), Mj(y, x), and Qj(y) contain the arguments x and y. This is
undesired for practical implementations of a circuit, since a circuit cannot in general change
depending on the input. In the design below, this problem is resolved by using the bits of the
arguments as controls for quantum gates, i.e. the value of classical bits is used to determine
if a particular quantum gate should be applied or not. First, the parallel hybrid circuit for
Qj(y) is constructed. Since R
0
j = I and R
1
j = Rj , the effect of a input bit ym in Eq. 12,
where m ∈ {1, 2, · · · , j}, is to control the application of the gate Rj+1−m. Thus the quantum
circuit of Qj(y) can be constructed using only single qubit Rj gates controlled by classical
bits ym. All of the Rj gates in Qj(y) can be applied in parallel using auxiliary qubits and the
Fj gate [21]. Thus the parallel hybrid circuit FjQjFj of Qj(y) can be constructed as shown
in Figure 1.
Fj Fj
Qj
R2
Rj
...
R1
... ...
Qj(y)| i
|0i
|0i|0i
|0i
| i
y
yj
y1
yj 1
Fig. 1. The parallel version of the operator Qj(y). The Fj blocks can be applied in O(log j) steps
[21]. |ψ〉 is an arbitary 1 qubit state. The dashed lines represent classical bits and the continious
lines qubits A single line crossing a wire represents a single bit/qubit and three lines crossing a
wire represent multiple bits/qubits.
Since Qj(y)
0 = Qj(0) = I and xi is a binary value, Mj can be written as Mj(y, x) =
Q1(y ·xj) · · ·Qj−1(y ·x2)Qj(y ·x1). The values of both y and x are classical bit-strings, hence
the operation y · xi can be performed classically in one parallel computational step using an
AND operator between xi and every bit of y. Since Mj(y, x) can be decomposed into diagonal
operators Qj(y), there exists a parallel hybrid circuit where all the Oj(y) operators are applied
simultaneously [21]. In this circuit’s construction the parallel hybrid circuit Oj is used as seen
in Figure 2. Since M(y, x) is a tensor product of the operators Mj(y, x), where j ∈ {1, · · · k},
the circuit of M(y, x) can be created by simply applying an appropriate Mj sub-circuit to
each of the input qubits as shown in Figure 3. The circuit FMF in the aforementioned figure
corresponds to the operator M(y, x) and together with the QFT comprises the quantum MAC
circuit.
3 Analysis of the Circuit
The main result of this work concerns the depth of the hybrid MAC circuit in the case of
sequential application. When the circuit FMF in Figure 3 is applied in repeatedly, then
the only F gates having a non-trivial effect will be at the beginning and the end of the
computation. This is due to the fact that FF = FF † = I and thus (FMF )(FMF ) =
FMMF . Combining the circuit in Figure 3 with the QFT and using it to perform the
6 Integer arithmetic with hybrid quantum-classical circuits
Fj(j+1)/2 Mj
Qj
AND
AND
AND
Fj Fj
Fj 1 Fj 1
F1 F1
Fj Fj| i
y
x yx1
yx2
yxj
y
y
y
x1
x2
xj
M 0j(y, x)| i
Fj(j+1)/2
Qj 1
Q1
Fig. 2. The parallel hybrid circuit of the Mj(y, x) operator.
F FM
M1
y
x
y
y
y
x
x
x
| 1i
| 2i
| ki (M(y, x)| i)k
(M(y, x)| i)2
(M(y, x)| i)1
M2
Mk
Fk(k+1)/2
F3
F1
Fk(k+1)/2
F3
F1
Fig. 3. The parallel hybrid circuit of the M(y, x) operator.
multiply-addition operation of n integers results in the hybrid circuit depicted in Figure 4.
As can be seen form the figure, the overall depth will depend on the depth of M , which
according to the next lemma is constant.
Lemma 1 The depth of the hybrid circuit M is 2.
Proof. It can be seen from figure 3 that the depth of the M circuit has to be equal to
the maximum depth of any Mj sub-circuits, where j ∈ {1, · · · , k}. It is apparent that by
substituting the Qj circuits in Mj , shown in Figure 2, with the one described in Figure 1, a
circuit with one layer of classical AND gates and one layer of single qubit Rm gates can be
constructed. Thus the combined depth of any Mj and hence M , circuit is 2 .
When determining the depth of a circuit, gates of variable size, such as the F gate have
to be decomposed into one- and two-qubit quantum gates. An Fm gate can be written as an
O(logm) depth circuit consisting of only CNOT gates, where m is the number of qubits Fm
acts upon. From Figure 3 it can be seen that the number of qubits F acts upon, is equal to
the number of qubits M acts upon. This in turn is equal to the number of quantum gates in
M since by Lemma 1 there is only one layer of quantum gates. Thus the depth of the circuit
in 4 it is given by the number of gates in M .
Lemma 2 The size of the hybrid circuit M is O(k3).
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QFT
M ...
...
QFT †
F M F
x1 xn yny1
|0i |0i
|zi |z0i
M
x2 y2
Fig. 4. The hybrid quantum circuit computing the MAC operation n times in a sequence with
multiplicand pairs (x1, y1), · · · , (xn, yn), where z, xi, yi ∈ Z. Here z′ = z +
∑n
i=1 xi · yi.
Proof. Let size(C) be the size of a quantum circuit C, i.e. the number of one- and two-
qubit quantum gates in the decomposition of C. Every Mj sub-circuit in M corresponds to
one Mj(y, x) operator in the definition of M(y, x). Furthermore, every Ql sub-circuit in Mj
corresponds to a Ql(y) operator in the definition of Mj(y, x) (Eq. 14 and 15) and each Rm
gate in Ql corresponds to a Rm operator in the definition of Ql(y) (Eq. 12). It can be seen
from Eq. 12 that size(Ql) = l and the size of the circuit M is therefore
size(M) =
k∑
j=1
size(Mj) =
k∑
j=1
j∑
l=1
size(Ql) =
k∑
j=1
j∑
l=1
l =
k∑
j=1
j(j − 1)
2
= O(k3). (16)
.
Now the overall depth of a hybrid circuit performing n MAC operations on k bit integers
can be estimated. This is done for both the exact and approximate case.
Theorem 1 There exists a hybrid quantum circuit with depth in O(n+k) which performs
n multiply additions of k bit integers exactly using O(k3) qubits.
Proof. The quantum circuit used to perform n multiply additions is shown in Figure 4.
The number of qubits used by the circuit is equal to the number of qubits the M operator
acts upon, which by Lemma 2 is O(k3).
The QFT and QFT † of k qubits can be applied in O(k) depth [23]. The fan-out operations
F can be constructed using a tree-like structure so that the depth of that circuit is logarithmic
in the number of qubits to which they are applied[21], i.e. O(log k3) = O(log k). TheM circuit
can be performed in exactly two steps as proven in Lemma 1 and it is applied it exactly n
times. Thus the overall depth, i.e. the number of parallel steps required for the application
of the circuit, is n ·O(1) + 2 ·O(log k) + 2 ·O(k) = O(n+ k) .
In practice it is unlikely that any quantum gates, or indeed, classical logic gates, could be
implemented perfectly. That is, there will always be a small probability of the implemented
gate failing, resulting in a wrong answer. However, it is sufficient to obtain the correct
result with high enough probability. When an exact result is not required, the depth of a
hybrid circuit computing multiple MAC operations can be even smaller. A unitary operator
is approximated with precision  if for any pure input quantum state the Euclidian distance
between the desired unitary U and the implemented unitary V is at most .
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Theorem 2 There exists a hybrid quantum circuit with depth O(n + log k + log log 1/)
which performs n multiply additions of k bit integers with precision  using O(k3+k · log(k/))
qubits.
Proof. To obtain a better depth than in the exact case a slightly modified version of the
circuit in Figure 4 is used in the approximate case. The initial QFT can be replaced with a
single layer of Hadamard gates applied to the k qubit state |0〉. Note that this is equivalent
to applying QFT to |0〉. Next the M circuit is used to add z · 1 to QFT |0〉, which gives us
the state QFT |0+z ·1〉 = QFT |z〉. This is the same result as would be obtained by the exact
circuit, but can be done in constant depth.
An approximate version of QFT †, introduced in [23], can be used as the final step. This
QFT † has depth O(log k + log log 1/) and size O(k · log(k/)) with precision . The depth
of the fan-out and M operations are discussed above. The M is applied exactly n+ 1 times.
Thus the overall depth is (n + 1) · O(1) + O(1) + 2 · O(log k) + O(log k + log log 1/) =
O(n+ log k + log log 1/).
The number of qubits used by the circuit is equal to the maximum number of qubits the
M operator acts upon, which by Lemma 2 is O(k3), and the number of qubits QFT † acts
upon. Thus the total number of qubits acted upon is O(k3 + k · log(k/)) .
4 Results and Discussion
The depth of the proposed circuit for adding n integers of k bits is O(n + k) for the exact
circuit and O(n+ log k) for the approximate circuit. The classical implementations of MAC
are limited by the depth complexity of the multiplication operations. This is true even for the
lowest depth multiplication circuits such as Wallace [24] and Dadda [25] multipliers which are
used in most CPU architectures and have a depth of O(log k). Thus the sequential application
of n classical MACs requires at least O(n log k) parallel steps. It is unlikely that gate delays
in classical and quantum circuits will be the same. Indeed, they vary for different classical
circuits. However, in this analysis of the different circuits the simple counting of the number
of gates is used. It is worth nothing that the advantage in depth gained by using a QMAC
increases with the number of sequential applications and the size of integers used. Thus
independent of the gate delays, there will be for every integer size an n such that performing
at least n MAC operations has less depth when using the hybrid QMAC circuit than a classical
one.
The small depth of the QMAC is a consequence of using the QFT, a highly entangled
quantum state and classical fan-out, that is, copying of bits. First, since the MAC operation
is performed on the QFT state, only diagonal gates are necessary. This makes it possible to
entangle the quantum register with auxiliary qubits in a way that allows the simultaneous
application of every single-qubit quantum gate. Second, the states of a bit can be copied by
using multiple output wires to more than two registers for the next computational step. Thus
the information propagates in one step to all the quantum gates controlled by these bits. This
can be interpreted as influencing the state of an unbounded number of qubits with just one
fan-out operation.
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The hybrid QMAC circuit implements a very specific computational pattern, the MAC.
This makes it suitable for use as an execution unit in a hybrid CPU or even a separate
accelerator device such as a FPGA or GPU in future computers. Moreover, the fact that
implementing this circuit does not require a full quantum computer makes it more likely to
be realisable in the near future. The small depth of the circuit contributes to the ease of
implementation, since the time needed to keep the quantum state coherent depends on the
circuit depth. A further consequence of the hybrid nature of the circuit is that the number of
qubits and two-qubit gates used is relatively small. Instead of using only quantum registers,
two of the three registers in QMAC circuit are classical. Using classically controlled single
qubit gates instead of fully quantum controlled gates limits the number of two-qubit gates
used. However, the entangled state used requires O(k3) auxiliary qubits and two-qubit gates.
Future work would be to consider how to adapt the hybrid QMAC circuit floating to point
operations, which are used in most of the time-intensive computations. This would greatly in-
crease the number of problems which would benefit from quantum devices. Another direction
would be to consider hybrid circuits for other arithmetic operations for example division and
look at how the different circuits can be combined together. The QMAC introduced in this
paper has a lower depth than a classical MAC only if it is applied in a sequence. Hence com-
bining different quantum arithmetic operators could result in an improved depth compared
with classical circuits.
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